1
Loading verilog file '/net/redfox.ece.Virginia.EDU/isan0/users/ms3xy/Desktop/synopsys/syn_tut/formality_Project/pre_lay/source/fsm_plant_opt_dft.v'
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1


Process terminated by hangup.

